Rec'd PET/PTO 01 MAR 2005

LICATION PUBLISHED UNDER THE PATEN

10/525987

(19) World Intellectual Property
Organization
International Bureau



# 

(43) International Publication Date 18 March 2004 (18.03.2004)

**PCT** 

(10) International Publication Number WO 2004/023536 A1

(51) International Patent Classification<sup>7</sup>:

(12) INTERNATIONAL

H01L 21/20

(21) International Application Number:

PCT/GB2003/003514

(22) International Filing Date: 12 August 2003 (12.08.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

0220438.6

3 September 2002 (03.09.2002) G

(71) Applicant (for all designated States except US): UNIVER-SITY OF WARWICK [GB/GB]; Coventry, Warwickshire CV4 7AL (GB).

(72) Inventors; and

(75) Inventors/Applicants (for US only): CAPEWELL, Adam, Daniel [GB/GB]; 16 Cowdray Close, Learnington Spa, Warwickshire CV31 1LB (GB). GRASBY, TImothy, John [GB/GB]; 3 Clover Cottage, Station Road, Salford Priors, Worcestershire WR11 8UX (GB). PARKER, Evan, Horatio, Charles [GB/GB]; The Orchard, Back Ends, Chipping Campden, Gloucestershire GL55 6AU (GB). WHALL, Terence [GB/GB]; 10 Purshall Close, Redditch, Worcestershire B97 4PD (GB).


- (74) Agents: HARDING, Richard, Patrick et al.; Marks & Clerk, 4220 Nash Court, Oxford Business Park South, Oxford, Oxfordshire OX4 2RU (GB).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: FORMATION OF LATTICE-TUNING SEMICONDUCTOR SUBSTRATES



(57) Abstract: A method of forming a lattice-tuning semiconductor substrate comprises the steps of defining parallel strips of a Si surface by the provision of spaced parallel oxide walls (2) on the surface, selectively growing a first SiGe layer on the strips such that first dislocations (3) extend preferentially across the first SiGe layer between the walls (2) to relieve the strain in the first SiGe layer in directions transverse to the walls (2), and growing a second SiGe layer on top of the first SiGe layer to overgrow the walls (2) such that second dislocations form preferentially within the second SiGe layer above the walls (2) to relieve the strain in the second SiGe layer in directions transverse to the first dislocations (3). The dislocations so produced serve to relax the material in two mutually transverse directions whilst being spatially separated so that the two sets of dislocations cannot interact with one another. Thus the density of threading dislocations and the surface roughness is greatly reduced, thus enhancing the performance of the virtual substrate by decreasing the disruption of the atomic lattice that can lead to scattering of electrons in the active devices and degradation of the speed of movement of the electrons.



## "FORMATION OF LATTICE-TUNING SEMICONDUCTOR SUBSTRATES"

This invention relates to the production of lattice-tuning semiconductor substrates, and is more particularly, but not exclusively, concerned with the production of relaxed SiGe (silicon/germanium) "virtual substrates" suitable for the growth of strained silicon or SiGe active layers and unstrained III-V semiconductor active layers within which active semiconductor devices, such as MOSFETs, may be fabricated.

It is known to epitaxially grow a strained Si layer on a Si wafer with a relaxed SiGe buffer layer interposed therebetween, and to fabricate semiconductor devices, such as MOSFETs, within the strained Si layer in order to enhance the properties of the semiconductor devices. The buffer layer is provided in order to increase the lattice spacing relative to the lattice spacing of the underlying Si substrate, and is generally called a virtual substrate.

15

5

10

It is known to epitaxially grow an alloy of silicon and germanium (SiGe) on the silicon substrate to form the buffer layer. Since the lattice spacing of SiGe is greater than the normal lattice spacing of Si, the desired increase in lattice spacing is achieved by the provision of such a buffer layer if the buffer layer is allowed to relax.

20

25

30

The relaxation of the buffer layer inevitably involves the production of dislocations in the buffer layer to relieve the strain. These dislocations generally form a half loop from the underlying surface which expands to form a long dislocation at the strained interface. However the production of threading dislocations which extend through the depth of the buffer layer is detrimental to the quality of the substrate, in that such dislocations can produce an uneven surface and can cause scattering of electrons within the active semiconductor devices. Furthermore, since many dislocations are required to relieve the strain in a SiGe layer, such dislocations inevitably interact with one another causing pinning of threading dislocations. Additionally more dislocations are required for further relaxation, and this can result in a higher density of threading dislocations.

10

15

20

25

30

Known techniques for producing such a buffer layer, such as are disclosed in US5442205, US 5221413, WO 98/00857 and JP 6-252046, involve linearly grading the Ge composition in the layer in order that the strained interfaces are distributed over the graded region. This means that the dislocations that form are also distributed over the graded region and are therefore less likely to interact. However such techniques suffer from the fact that the main sources of dislocations are multiplication mechanisms in which many dislocations are generated from the same source, and this causes the dislocations to be clustered in groups, generally on the same atomic glide planes. The strain fields from these groups of dislocations can cause the virtual substrate surface to have large undulations which is both detrimental to the quality of the virtual substrate and has the added effect of trapping threading dislocations.

US 2002/0017642A1 describes a technique in which the buffer layer is formed from a plurality of laminated layers comprising alternating layers of a graded SiGe layer having a Ge composition ratio which gradually increases from the Ge composition ratio of the material on which it is formed to an increased level, and a uniform SiGe layer on top of the graded SiGe layer having a Ge composition ratio at the increased level which is substantially constant across the layer. The provision of such alternating graded and uniform SiGe layers providing stepped variation in the Ge composition ratio across the buffer layer makes it easier for dislocations to propagate in lateral directions at the interfaces, and consequently makes it less likely that threading dislocations will occur, thus tending to provide less surface roughness. However this technique requires the provision of relatively thick, carefully graded alternating layers in order to provide satisfactory performance, and even then can still suffer performance degradation due to the build-up of threading dislocations.

It is an object of the invention to provide a method of forming a lattice-tuning semiconductor substrate in which performance is enhanced by decreasing the density of threading dislocations as compared with known techniques.

According to the present invention there is provided a method of forming a lattice-tuning semiconductor substrate, comprising:

15

20

25

30

- (a) defining parallel strips of a Si surface by spaced parallel isolating means;
- (b) selectively growing a first SiGe layer on the strips such that first dislocations extend preferentially across the first SiGe layer between the isolating means to relieve the strain in the first SiGe layer in directions transverse to the isolating means; and
- (c) growing a second SiGe layer on top of the first SiGe layer to overgrow
  the isolating means such that second dislocations form preferentially within the second
  SiGe layer above the isolating means to relieve the strain in the second SiGe layer in
  directions transverse to the first dislocations.

It is believed that such a technique is capable of producing high quality SiGe virtual substrates with extremely low levels of threading dislocations, that is with levels from less than 10<sup>6</sup> dislocations per cm<sup>2</sup> to virtually no threading dislocations. This is as a result of the fact that dislocations are produced which serve to relax the SiGe material in two mutually transverse directions whilst being spatially separated so that the two sets of dislocations cannot interact with one another in such a manner as to produce threading dislocations extending through the depth of the SiGe material.

As a result a thinner virtual substrate can be produced for a given Ge composition with both the threading dislocation density and the surface undulations being very greatly reduced. This results in a virtual substrate which is superior and allows power to be more readily dissipated. The decrease in roughness of the surface of the virtual substrate renders further processing more straightforward in that polishing of the surface can be minimised or dispensed with altogether, and loss of definition due to unevenness of the surface is minimised. The quality of the virtual substrate produced may be such as to render it suitable for specialised applications, for example in microelectronics or in full CMOS integration systems.

10

15

20

25

30

In order that the invention may be more fully understood, reference will now be made to the accompanying drawings, in which:

Figure 1 is an explanatory view showing the effect of the transverse dislocations in preventing relaxation of a strained Si substrate in the longitudinal direction; and

Figure 2 shows successive steps in a method of forming a lattice-tuning semiconductor substrate in accordance with the invention.

The following description is directed to the formation of a virtual lattice-tuning Si substrate on an underlying Si substrate with the interposition of a SiGe buffer layer. However it should be appreciated that the invention is also applicable to the production of other types of lattice-tuning semiconductor substrates, including substrates terminating at fully relaxed pure Ge allowing III-V incorporation with silicon. It is also possible in accordance with the invention to incorporate one or more surfactants, such as antimony for example, in the epitaxial growth process in order to produce even smoother virtual substrate surfaces and lower density threading dislocations by reducing surface energy.

Figure 1 shows a long thin stripe of SiGe material 1 which is grown within a confined area between Si oxide walls 2 which surround the SiGe material on four sides. During the growth of the layer of SiGe within this area by epitaxial growth, dislocations 3 form preferentially along the shortest dimension of the area, that is from one long oxide wall towards the other opposite, long oxide wall. These dislocations 3 are generated at dislocation nucleation sites 4 along one or other of the long oxide walls, as illustrated in each case by a "X" in the figure. This is generally attributed to the ease of dislocation formation at the edge of the growth zone. Where dislocations are formed along the shortest dimension, these dislocations are able to extend to the opposite edge of the zone substantially unhindered. However, dislocations tending to form along the longest dimension of the zone are quickly blocked by the dislocations formed along the shortest dimension, and thus cannot traverse the entire length of the zone. Such dislocations 5 are shown in Figure 1 as being generated from one end of the zone but

10

15

20

being quickly pinned at pinning locations 6 by the dislocations 3 extending along the shortest dimension.

Consequently the SiGe material in this case can only be relaxed in one direction by the formation of the dislocations extending along the shortest dimension, whilst remaining unrelaxed in the orthogonal direction due to the failure of dislocations to form along the longest dimension (although there may be some elastic relaxation if the shortest dimension is small enough). Whilst the above described difficulties are discussed above in relation to growth of SiGe within a limited area confined by oxide walls 2, similar problems are found where SiGe is required to be grown within an area limited by the area of the substrate surface, for example on top of an etched mesa pillar.

Accordingly, in accordance with a method of the invention for forming a relaxed SiGe virtual substrate suitable for growth of strained Si or SiGe active layers and unstrained III-V semiconductor active layers within which active semiconductor devices, such as MOSFETs, may be fabricated, a layer of oxide is grown on a Si substrate 10 and is then selectively etched after the area to be etched has been defined, for example by the application of a photoresist layer to the oxide layer and the selective exposure and development of the photoresist layer to form a photoresist mask. After etching elongate walls 11 of oxide extend substantially parallel to one another along the length of the substrate 10 and are separated by long thin strips 12, as shown at a in Figure 2, within which a SiGe layer may subsequently be grown in the manner already described above.

In the subsequent epitaxial growth process a SiGe layer 13 is selectively grown on each long thin strip 12 between the oxide walls 11, as shown at b in Figure 2, at a temperature in the range from room temperature to 1200°C, and preferably in the range from 350 to 900°C. Such SiGe growth is selective such that there is substantially no growth of SiGe along the top of the oxide walls 11. Such selective growth may be effected by chemical vapour deposition (CVD).

As indicated at c in Figure 2 dislocations 14 are caused to be generated at each oxide wall 11 and to extend along the shortest dimension towards the opposite oxide wall 11. In this manner the SiGe material is caused to relax in the direction of the dislocations 14 which extend over the entire width of the area between the walls 11.

5

10

15

20

25

30

Subsequent to such relaxation, which may be assisted by an annealing step if required carried out at an elevated temperature in the range from room temperature to 1500°C, and preferably in the range from 500 to 1,200°C, epitaxial growth of SiGe material is continued at a temperature in the range from room temperature to 1200°C, and preferably in the range from 350 to 900°C, to form a further SiGe layer 13a continuous with the first SiGe layer 13 until lateral overgrowth of the SiGe material onto the top of the oxide walls 11 occurs, as shown at d in Figure 2. Eventually the grown areas of SiGe seeded in the areas between the oxide walls 11 will coalesce with each other and cover the entire surface of the Si substrate. The SiGe material grown in this manner may form a single crystalline layer, or alternatively there may be stacking faults where the different growth zones coalesce. It is in any case likely that the surface will be uneven where the different growth zones meet.

As the growth of the SiGe material continues, the strain in the unrelieved longitudinal direction is eventually relaxed by the formation of dislocations extending in the longitudinal direction which are able to be nucleated from anywhere on the wafer. Since such nucleation has a much higher activation energy than nucleation from the oxide walls on the sides of the growth zone, the formation of such longitudinal dislocations 15 occurs at a much later stage than the formation of the dislocations 14 within the windows defined by the oxide walls 11.

As the longitudinal dislocations 15 are formed at a higher level than the dislocations 14 within the windows, the two sets of dislocations 13, 15 do not interact with one another and the dislocations may extend over the whole surface of the wafer. Furthermore, because there is no strain in the SiGe material in a direction orthogonal to the outside walls 11, there will be no driving force tending to produce dislocations in this direction. Furthermore, since any dislocation interactions are kept to a minimum,

there are substantially no threading dislocations produced which would otherwise terminate at the upper surface of the SiGe material resulting in roughness of the surface.

In this manner a high quality virtual substrate is produced which may be used for the growth of strained Si or SiGe active layers and unstrained III-V semiconductor active layers within which active semiconductor devices may be fabricated.

In the above described method the height of the oxide walls 11 may vary from 10 nm to 1,000 nm depending on the Ge composition of the SiGe material, although it would normally be expected to be in the range of 400 nm to 700 nm. The oxide windows may range in width from 100 nm to 100  $\mu$ m in width, and most likely are from 5  $\mu$ m to 20  $\mu$ m in width. The width of the oxide walls 11 is preferably as small as possible to ensure full lateral overgrowth, and currently the width is likely to be in the range from 100 nm to 10  $\mu$ m, and preferably about 1  $\mu$ m.

15

10

5

The Ge composition within the SiGe material may be substantially constant through the thickness of the layer, although it would also be possible for the Ge composition to be graded so that it increases from a first composition at a lower level in the layer to a second, higher composition at a higher level in the layer.

20

25

30

Various modifications of the above-described method are possible within the scope of the invention. For example, after sufficient growth of the SiGe material has taken place to provide overgrowth of the tops of the oxide walls 11, an uneven surface 16 may be obtained, as shown at d in Figure 2, and the effect of this may be overcome by a chemo-mechanical polishing (CMP) step to planarise the surface before a final capping layer is grown to obtain the final arrangement shown at e in Figure 2. In a further modification, an annealing step is applied to ensure full relaxation. Such an annealing step may be effected at any stage in the SiGe growth process, although it is preferably effected after the selective SiGe growth between the oxide walls 11 and before the further growth leading to overgrowth of the oxide walls 11.

10

In a further modification, instead of the SiGe material being grown between oxide walls, the SiGe growth occurs on top of closely spaced mesa pillars defining the growth zones. In this case the isolation between the strips is provided by the trenches between the pillars, rather than by isolating oxide walls, and the epitaxial growth process may be molecular beam epitaxy (MBE) or CVD. As a further alternative the SiGe material may be grown between spaced parallel walls of Si nitride or some other isolating material.

Furthermore the virtual substrate may be epitaxially grown on a patterned silicon wafer or a wafer having a patterned oxide layer such that growth only occurs in selected areas. Thus the fabrication technique may be used to produce a virtual substrate in only one or more selected areas of the chip (as may be required for system-on-a-chip integration) in which enhanced circuit functionality is required, for example.

The method of the invention is capable of a wide range of applications, including the provision of a virtual substrate for the growth of strained or relaxed Si, Ge or SiGe layers for fabrication of devices such as bipolar junction transistors (BJT), field effect transistors (FET) and resonance tunnelling diodes (RTD), as well as III-V semiconductor layers for high speed digital interface to CMOS technologies and optoelectronic applications including light emitting diodes (LEDs) and semiconductor lasers.

## **CLAIMS:**

5

25

- 1. A method of forming a lattice-tuning semiconductor substrate, comprising:
- (a) defining parallel strips (12) of a Si surface by spaced parallel isolating means (2; 11);
- (b) selectively growing a first SiGe layer (13) on the strips (12) such that first dislocations (14) extend preferentially across the first SiGe layer (13) between the isolating means (2; 11) to relieve the strain in the first SiGe layer (13) in directions transverse to the isolating means (2; 11); and
- (c) growing a second SiGe layer (13a) on top of the first SiGe layer (13) to overgrow the isolating means (2; 11) such that second dislocations (15) form preferentially within the second SiGe layer (13a) above the isolating means (2; 11) to relieve the strain in the second SiGe layer (13a) in directions transverse to the first dislocations (14).
- 20 2. A method according to claim 1, wherein the first SiGe layer (13) has a Ge composition ratio that is substantially constant within the layer (13).
  - 3. A method according to claim 1 or 2, wherein the second SiGe layer (13a) has a Ge composition ratio that is substantially constant within the layer (13a).
  - 4. A method according to claim 1, 2 or 3, wherein at least one of the SiGe layers (13, 13a) has a Ge composition ratio that increases within the layer from a first level to a second level greater than the first level.
- 5. A method according to any preceding claim, wherein at least the first SiGe layer (13) is annealed at an elevated temperature in order to substantially fully relieve the strain in the layer (13).

10

- 6. A method according to claim 5, wherein the growth of the first and second SiGe layers (13, 13a) is carried out at a temperature in the range from room temperature to 1200°C, and preferably in the range from 350 to 900°C, and the annealing of at least the first SiGe layer (13) is carried out at an elevated temperature in the range from room temperature to 1500°C, and preferably in the range from 500 to 1200°C.
- 7. A method according to any one of claims 1 to 6, wherein the first and second SiGe layers (13, 13a) are formed by a single continuous growth process.
- 8. A method according to any one of claims 1 to 6, wherein intermediate processing is conducted between the growth of the first SiGe layer (13) and the growth of the second SiGe layer (13a).
- 9. A method according to claim 8, wherein the intermediate processing incorporates a step of annealing the first SiGe layer (13) at an elevated temperature in order to substantially fully relieve the strain in the first SiGe layer (13).
- 10. A method according to claim 8 or 9, wherein the intermediate processing step incorporates a chemo-mechanical polishing step.
  - 11. A method according to any preceding claim, wherein the first SiGe layer (13) is grown by a selective epitaxial growth process.
- 25 12. A method according to claim 11, wherein the epitaxial growth process is chemical vapour deposition (CVD).
  - 13. A method according to claim 11, wherein the epitaxial growth process is molecular beam epitaxy (MBE).

- 14. A method according to any preceding claim, wherein the strips of Si oxide have a thickness in the range of 10 nm to 1000 nm, and preferably in the range from 400 nm to 700 nm.
- 5 15. A method according to any preceding claim, wherein the strips (12) of Si oxide have a width in the range from 100 nm to 10 μm, and preferably about 1 μm.
  - 16. A method according to any preceding claim, wherein the strips (12) of Si oxide are spaced apart by a distance in the range from 100 nm to 100  $\mu$ m, and preferably in the range from 5  $\mu$ m to 20  $\mu$ m.
  - 17. A method according to any preceding claim, further comprising the step of growing on top of the first and second SiGe layers (13, 13a) a strained Si layer within which one or more semiconductor devices are formed.
  - 18. A method according to any one of claims 1 to 17, wherein the isolating means comprises spaced parallel walls (2; 11) of Si oxide on the Si surface.
- 19. A method according to one of claims 1 to 17, wherein the isolating means comprises spaced parallel trenches in the Si surface.
  - 20. A method according to one of claims 1 to 17, wherein the isolating means comprises spaced parallel walls of Si nitride on the Si surface.
- 25 21. A lattice-tuning semiconductor substrate formed by a method according to any preceding claim.

15




Fig. 1




Fig. 2b




Fig. 2c




Fig. 2d




Fig. 2e

SUBSTITUTE SHEET (RULE 26)
Best Available Copy



Application No PCT, up 03/03514

# A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L21/20

According to International Patent Classification (IPC) or to both national classification and IPC

#### B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included. In the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

## EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT						
Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.					
WO 01 01465 A (MASSACHUSETTS INST TECHNOLOGY) 4 January 2001 (2001-01-04) page 28, line 2-10; examples 12-15	1-21					
US 2002/017642 A1 (SHIONO ICHIRO ET AL) 14 February 2002 (2002-02-14) cited in the application the whole document	1-21					
US 5 410 167 A (SAITO JUNJI) 25 April 1995 (1995-04-25) column 6, line 28 -column 7, line 52; figures 1,2,5	1-21					
US 5 238 869 A (SHICHIJO HISASHI ET AL) 24 August 1993 (1993-08-24) column 2, line 26-40; claims; figures -/	1-21					
	Citation of document, with indication, where appropriate, of the relevant passages  WO 01 01465 A (MASSACHUSETTS INST TECHNOLOGY) 4 January 2001 (2001-01-04) page 28, line 2-10; examples 12-15  US 2002/017642 A1 (SHIONO ICHIRO ET AL) 14 February 2002 (2002-02-14) cited in the application the whole document  US 5 410 167 A (SAITO JUNJI) 25 April 1995 (1995-04-25) column 6, line 28 -column 7, line 52; figures 1,2,5  US 5 238 869 A (SHICHIJO HISASHI ET AL) 24 August 1993 (1993-08-24)					

X Further documents are listed in the continuation of box C.	X Patent family members are listed in annex.
Special categories of cited documents:  'A' document defining the general state of the art which is not considered to be of particular relevance  'E' earlier document but published on or after the international filing date  'L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  'O' document referring to an oral disclosure, use, exhibition or other means  'P' document published prior to the international filing date but later than the priority date claimed	<ul> <li>"T" later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention.</li> <li>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone.</li> <li>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</li> <li>"&amp;" document member of the same patent family</li> </ul>
Date of the actual completion of the international search  12 December 2003	Date of mailing of the international search report  22/12/2003
Name and mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2  NL - 2280 HV Rijswijk  Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  Fax: (+31-70) 340-3016	Authorized officer Wolff, G



PCT, up 03/03514

		PCT, up 03/03514		
C.(Continua	ation) DOCUMENTS CONSIDERED TO BE RELEVANT			
Calegory °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
A	US 5 272 105 A (YACOBI BEN G ET AL) 21 December 1993 (1993-12-21) column 3, line 43-65; figure 2	1-21		
A	EP 1 052 684 A (TOYODA GOSEI KK) 15 November 2000 (2000-11-15) figures 1,3,4	1-21		
A	US 5 108 947 A (VAN DAELE PETER P ET AL) 28 April 1992 (1992-04-28) column 4, line 19 -column 7, line 7; figures 5,7,8	1-21		
Α	GB 2 215 514 A (PLESSEY CO PLC) 20 September 1989 (1989-09-20) figures	1-21		
•				
	·			



Intel II Application No
PCT/ US 03/03514

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
WO 0101465	L	04-01-2001	EP	1192646	Λ1	03-04-2002
NO 0101405	^	04 01 2001	ΕP	1192647		03-04-2002
			TW	484234		21-04-2002
			ŤW	449834		11-08-2001
			MO	0101466		04-01-2001
			WO	0101465		04-01-2001
			ÜS	6352942		05-03-2002
			US	6635110		21-10-2003
US 2002017642	A1	14-02-2002	JP	2002118254	A	19-04-2002
			CN	1336684	Α	20-02-2002
	•		DE	10137369	A1	25-04-2002
			TW	517284	В	11-01-2003
US 5410167	Α	25-04-1995	JP	3286920	B2	27-05-2002
			JP	6029213		04-02-1994
			FR	2693593		14-01-1994
			US	5622891	A 	22-04-1997
US 5238869	Α	24-08-1993	US	5959308	Α	28-09-1999
			EP	0352472	A2	31-01-1990
			JP	2161718	Α	21-06-1990
US 5272105	Α	21-12-1993	US	5079616		07-01-1992
			EP	0328405	A2	16-08-1989
EP 1052684	Α	15-11-2000	JP	2000323417		24-11-2000
			EP	1052684		15-11-2000
			US	2002179005		05-12-2002
			US	6645295	B1	11-11-2003
US 5108947	Α	28-04-1992	EP	0380815		08-08-1990
			DE	68915529		30-06-1994
			DE	68915529		01-12-1994
			JP	2954958		27-09-1999
			JP	3114222	A 	15-05-1991
GB 2215514	Α	20-09-1989	NONE			